HyPaFilter – A Versatile Hybrid FPGA Packet Filter
|Author:||Fiessler, A., Hager, S., Scheuermann, B., & Moore, A. W.|
|Published in:||ANCS '16: 12th ACM/IEEE Symposium on Architectures for Networking and Communications Systems|
With network traffic rates continuously growing, security systems like firewalls are facing increasing challenges to process incoming packets at line speed without sacrificing protection. Accordingly, specialized hardware firewalls are increasingly used in high-speed environments. Hardware solutions, though, are inherently limited in terms of the complexity of the policies they can implement, often forcing users to choose between throughput and comprehensive analysis. On the contrary, complex rules typically constitute only a small fraction of the rule set. This motivates the combination of massively parallel, yet complexity-limited specialized circuitry with a slower, but semantically powerful software firewall. The key challenge in such a design arises from the dependencies between classification rules due to their relative priorities within the rule set: complex rules requiring software-based processing may be interleaved at arbitrary positions between those where hardware processing is feasible. We therefore discuss approaches for partitioning and transforming rule sets for hybrid packet processing, and propose HyPaFilter, a hybrid classification system based on tailored circuitry on an FPGA as an accelerator for a Linux net-filter firewall. Our evaluation demonstrates 30-fold performance gains in comparison to software-only processing.
Connected HIIG researchers
- Open Access